

CSE251: System Programming

4. Assembly (1)

Seongil Wi

Notification: HW1




- Print the input data by using the various data types
- Due March 24, 2026 : 11:59 pm
- To access your assigned server, please read the notice “Guide to SSH Access and Linux Basics” on Blackboard.
- Responsible TA: Donggyu Kim (dgkim@unist.ac.kr)
- If you have any requests or questions, ask the TAs via Blackboard.

Blackboard Discussion and Participation

3

- We will use Blackboard discussions for Q&A
- If you answer other students' questions, and if the answer is valid one, you will receive bonus point!
 - Only the first student who posts a valid answer will receive bonus point. I will reply to indicate who receives the participation point.




The screenshot shows the Blackboard interface for a course titled "System Programming". The navigation bar includes "Content", "Calendar", "Announcements", "Discussions", "Gradebook", "Messages", "Analytics", "Groups", and "Achievements". The "Content" section is expanded to show "Course Content". A search icon and a menu icon are visible in the top right of the content area. Below the "Course Content" header, there is a "+" icon and a "Q&A" discussion. The "Q&A" discussion is marked as "Hidden from students" and contains the following text: "Please leave any questions related to the course here. You may also answer your peers' questions. If you provide a valid answer, you will receive bonus points (Tip: Click the 'follow' button for this Q&A discussion. Blackboard app will give push notifications whenever a new question is posted). Avoid asking duplicate questions. Before posting a question here, follow this procedure: (1) Check the course materials to see whether the relevant content is already covered. (2) Research the information by searching on Google and consulting LLM-based tools. Only if your question is still unresolved after completing both steps, leave your question here. Your instructors are not debuggers. Do not ask too detailed ones. You can ask your questions ...".


Recap: Compiler




1. Preprocessor



2. Compiler




3. Assembler



4. Linker

Recap: Compiler



test.i

```
...
extern int printf (const char
*__restrict __format, ...);
...
int main(void) {
    printf("Hello world!\n");
    return 0;
}
```


test.s

```
$gcc -S -masm=intel test.i -o
test.s

main:
    push rbp
    mov rbp, rsp
    lea rax, .LC0[rip]
    mov rdi, rax
    call puts@PLT
    mov eax, 0
```

The last human-readable format

Today's Topic



test.i

```
...
extern int printf (const char
*__restrict __format, ...);
...
int main(void) {
    printf("Hello world!\n");
    return 0;
}
```

test.s


```
$gcc -S -masm=intel test.i -o
test.s

main:
    push rbp
    mov rbp, rsp
    lea rax, .LC0[rip]
    mov rdi, rax
    call puts@PLT
    mov eax, 0
```

Today's topic!


Compiler

- Translates the source into the *assembly-language program*
- Assembly language (a.k.a, assembly, asm)
 - Low-level programming language that helps to communicate directly with computer hardware



Instruction Set

- The commands understood by a given architecture




ARM's
instructions

```
pop {r0}  
mov r0, r1  
add r0, r0, r1  
add r0, #16
```



Intel's
Instructions

```
pop rax  
mov rax, rbx  
add rax, rbx  
add rax, 0x10
```



MIPS's
Instructions

```
slt $t0, $s0, $s1  
add $s2, $s0, $s1  
sub $t2, $s1, $zero  
lw $t0, 8($s3)
```

Instruction Set

- The commands understood by a given architecture

Different chips have different instruction sets


ARM's
instructions

```
pop {r0}
mov r0, r1
add r0, r0, r1
add r0, #16
```



Intel's
Instructions

```
pop rax
mov rax, rbx
add rax, rbx
add rax, 0x10
```



MIPS's
Instructions

```
slt $t0, $s0, $s1
add $s2, $s0, $s1
sub $t2, $s1, $zero
lw $t0, 8($s3)
```

Instruction Set

- The commands understood by a given architecture

Different chips have different instruction sets



Intel's
Instructions

Our focus:
Intel X86-64 (a.k.a., X64)

ARM's
instructions

```
pop {r0}
mov r0, r1
add r0, r0, r1
add r0, #16
```



```
pop rax
mov rax, rbx
add rax, rbx
add rax, 0x10
```



MIPS's
Instructions

```
slt $t0, $s0, $s1
add $s2, $s0, $s1
sub $t2, $s1, $zero
lw $t0, 8($s3)
```

x86-64 Architecture

x86 Instruction Set Architecture



- Developed by Intel in 1978
- CISC (Complex Instruction Set Computer) architecture
- The most popular ISA


History of x86 ISA




- **(8086)** 16-bit address space (in 1978)
 - **(x86 or IA-32)** 32-bit address space (in 1985)
 - **(x86-64 or x64 or AMD64)** 64-bit address space (in 2003)
-

This course will focus on x86-64 (AMD64) architecture


Memory Layout and CPU Registers



Memory Layout and CPU Registers



Memory Layout and CPU Registers



Registers



- Reside in CPU
- Temporary storage of data/instruction
- **Faster** than main memory
- Expensive

Registers in x86-64



- Program counter (instruction pointer)
 - **RIP**: points to the instruction to execute
- Stack pointers
 - **RSP**: points to the top of the stack
 - **RBP**: points to the base of the current stack frame
- Status register (FLAGS register)
 - **RFLAGS**: contains the current condition flags
- Other general purpose registers
 - **RAX, RBX, RCX, RDX, RSI, RDI**
 - **R8, R9, R10, R11, R12, R13, R14, R15**

All of them have a
size of 64-bit

Size of Registers



- x86 registers are 32-bit. Intel says they have a size of a ***double word***
- x86-64 registers are 64-bit. Intel says they have a size of a ***quad word***

Wait, what is a
“word”?

Word



- A word is the natural *unit* of data used by a processor
- Typically, a word is 32 bits on a 32-bit machine, and 64 bits on a 64-bit machine



However, Intel says a word is 16 bits on both x86 and x86-64!

History of x86 Processors

- 1978: 8086
 - 1982: 80286
 - 1985: 80386
 - 1989: 80486
 - ...
 - 2003: Opteron
 - 2005: Prescott
 - 2006: Core 2
 - 2008: Core i7
 - ...
- 16-bit processor,**
Registers (SP, BP, IP, ...)
- 32-bit processor,**
Registers (ESP, EBP, EIP, ...)
- 64-bit processor,**
Registers (RSP, RBP, RIP, ...)

History of x86 Processors

- 1978: 8086
 - 1982: 80286
 - 1985: 80386
- 16-bit processor,
Registers (SP, BP, IP, ...)**

A "word" is 16 bits due to backward compatibility with the original 16-bit processor


- 2003: Opteron
 - 2005: Prescott
 - 2006: Core 2
 - 2008: Core i7
 - ...
- 64-bit processor,
Registers (RSP, RBP, RIP, ...)

Intel x86 Naming Convention





- Word = 16 bits
- Double Word (DWORD) = 32 bits
- Quad Word (QWORD) = 64 bits


X86-64 Register Access



X86-64 Register Access (Summary)



X86-64 Register Access (Example)



What is the value of EAX?


EAX 11110000 00000000 00000000 00000111

AX 00000000 00000111


AH 00000000

AL 00000111


Memory Layout and CPU Registers



Memory Layout and CPU Registers




Memory Structure in X86



Just a large 1-dimensional array


x86 Memory Access = Byte Addressing



Memory address indicates bytes
(We can access data
at a byte granularity)


Just a large 1-
dimensional array

Memory Layout (Overview)



Memory Layout (Overview)

Stack: stores local variables



Heap: dynamic memory for programmer to allocate (e.g., via `malloc()` or `realloc()`)

Code: stores instructions being executed

Code and data

Data: stores global variables

Main memory

Low

Assembly Basics

Basic Formats



- Three formats of Instructions
 - 2 operands
 - 1 operands
 - 0 operands

Basic Format #1: Instructions with 2 Operands ³⁸

mov rax, rbx

Opcode

Operand 1

Operand 2

Basic Format #2: Instructions with 1 Operand

39

`inc rax`

Opcode

Operand

Basic Format #3: Instructions with 0 Operand

40

ret

Opcode

A diagram illustrating the basic format of an instruction with zero operands. The instruction 'ret' is shown in black text. A dark blue callout box with rounded corners and a pointer pointing to the 'ret' text contains the word 'Opcode' in white text, indicating that the instruction itself is the opcode.

Intel vs AT&T Format



- There are two ways to represent x86 assembly code
 - **Intel Syntax:** the original assembly syntax introduced by Intel
 - **AT&T Syntax:** used by UNIX and Linux.

AT&T

```
mov %eax, %ebx
```

Intel

```
mov ebx, eax
```

We will use the
Intel syntax

Opcode Decides Semantics

Data transfer

```
mov rax, rbx
```

```
rax ← rbx
```


```
sub rsp, 0x8
```

```
rsp ← rsp - 0x8
```

```
inc rax
```

```
rax ← rax + 1
```

Data Transfer (mov)



Data Transfer (mov)



Type #1:

Memory to register

Type #2:

Register to memory

Type #3:

Register to register

```
mov rax, rbx
```

Register to Register



mov rax, rbx

Registers (Initial state)

rax 0xdeadbeefdeadbeef

rbx 0x0000000000000004

Register to Register



mov rax, rbx



Registers (After execution)

rax 0x000000000000000004

rbx 0x000000000000000004

Data Transfer (mov)



Type #1:
Memory to register

```
mov rax, [rbx]
```

Type #2:
Register to memory

Type #3:
Register to register

```
mov rax, rbx
```

Memory to Register

Memory pointed
by rbx

```
mov rax, [rbx]
```

Registers (Initial state)

rax **0xdeadbeefdeadbeef**

rbx **0x0000000000000008**

...	
0x18	...
0x10	0x4122a13c4122a13c
0x8	0x273faace273faace
0x0	0xbffa0220bffa0220

Memory to Register


Memory pointed
by rbx

```
mov rax, [rbx]
```

Registers (After execution)

rax **0x273faace273faace**
rbx **0x0000000000000008**

...	
0x18	...
0x10	0x4122a13c4122a13c
0x8	0x273faace273faace
0x0	0xbffa0220bffa0220



Data Transfer (mov)



Type #1:
Memory to register

```
mov rax, [rbx]
```

Type #2:
Register to memory

```
mov [rax], rbx
```

Type #3:
Register to register

```
mov rax, rbx
```

Register to Memory



Memory (Initial state)

...	
0x18	...
0x10	0x4122a13c4122a13c
0x8	0x273faace273faace
0x0	0xbffa0220bffa0220

```
mov [rax], rbx
```

Registers (Initial state)

rax 0x0000000000000008

rbx 0xdeadbeefdeadbeef

Register to Memory


```
mov [rax], rbx
```

Registers (After execution)

rax **0x0000000000000008**
rbx **0xdeadbeefdeadbeef**

Memory (After execution)

...	
0x18	...
0x10	0x4122a13c4122a13c
0x8	0xdeadbeefdeadbeef
0x0	0xbffa0220bffa0220



Data Transfer (mov)



Type #1:
Memory to register

```
mov rax, [rbx]
```

Type #2:
Register to memory

```
mov [rax], rbx
```

Type #3:
Register to register

```
mov rax, rbx
```

Type #4:
Constant to
register/memory

```
mov rax, 42  
mov BYTE PTR [rax], 42
```


Constant to Register



```
mov rax, 0x8
```

eax

0xdeadbeefdeadbeef



eax

0x0000000000000008

Constant to Memory



```
mov BYTE ptr [rax], 0x8
```

Pointer directive

Pointer Directive

```
mov [rsi], al    ; ok
mov [rsi], 1     ; error
```

Error: ambiguous operand size for 'mov'

Because it could be any of the followings

- `mov BYTE PTR [rsi], 1`
- `mov WORD PTR [rsi], 1`
- `mov DWORD PTR [rsi], 1`
- `mov QWORD PTR [rsi], 1`

Therefore, we need pointer directive 😊


Examples: Moving Data Around



- `mov eax, ebx`
 - `mov al, bl`
 - `mov [rax], rbx`
 - `mov rcx, [rbx]`
 - `mov rcx, [rbx + rbx * 4]`
 - `mov al, BYTE PTR [rsi]`
 - `mov rax, 42`
 - `mov BYTE PTR [rax], 42`
- Register to Register
- Register to Memory (Write data to memory)
- Memory to Register
(Read data from memory)
- Constant to
Memory/Register


Storing a DWORD in Memory

```
mov [eax], 0xdeadbeef ; eax = 0x1000
```




Storing a DWORD in Memory

```
mov [eax], 0xdeadbeef ; eax = 0x1000
```



Storing a DWORD in Memory

```
mov [eax], 0xdeadbeef ; eax = 0x1000
```



Recap: Endianness



- The order in which a sequence of bytes are stored in memory
- Big Endian = The MSB goes to the lowest address
- Little Endian = The LSB goes to the lowest address

***X86 (and X86_64) uses
Little Endian***

Addressing Modes



Specify how a memory operand is interpreted to derive an effective address

- **register**

- ✓ `mov rax, [rax]`

- **register + register**

- ✓ `mov rax, [rax + rbx]`

- **displacement**

- ✓ `mov rax, [0x1000]`

- **register + register × scale + displacement**

- ✓ `mov rax, [rax + rbx * 4 + 0x1000]`

Addressing Modes



Specify how a memory operand is interpreted to derive an effective address

$$\text{Register} + \text{Register} \times \begin{Bmatrix} 1 \\ 2 \\ 4 \\ 8 \end{Bmatrix} + \text{displacement} \\ \text{(32-bit integer)}$$

Load Effective Address (lea)

```
lea rax, [rbx]
lea rax, [rbp-0x8]
```

} Memory address to Register

Same as '&' in C

What is the Difference?

`mov rax, [rbp + 0x10]`

vs.

`lea rax, [rbp + 0x10]`

`rax ← *(rbp + 0x10)`

vs.

`rax ← (rbp + 0x10)`

Arithmetic/Logical Operations

- `add rax, [rbx]`
- `sub rsp, 0x40`
- `inc rcx`
- `dec rdx`
- `and [rax + rcx], rbx`
- `xor edx, ebx`
- `shr rax, 1` // shift logical right
- `sar rax, 1` // shift arithmetic right
- ...

Control Flows



```
if ( x ) {  
    /* A */  
}  
else {  
    /* B */  
}
```

```
while (x) {  
}
```


```
for (i = 0; i < n ; i++) {  
}
```

*How to represent in
assembly?*

Control Flows in Assembly (1)

- There are only “if” and “goto” (no “else”)

```
if ( x ) {  
    /* A */  
}  
else {  
    /* B */  
}
```




How assembly looks like...

```
if (!x) goto F;  
/* A */  
goto DONE;  
F:  
/* B */  
DONE:
```

Control Flows in Assembly (2)

- There are only “if” and “goto” (no “else”)

```
while (x) {  
    /* body */  
}
```



How assembly looks like...

WHILE:

```
if (!x) goto DONE;  
/* body */  
goto WHILE;
```

DONE:

Control Flows in Assembly (3)

- There are only “if” and “goto” (no “else”)

How assembly looks like...

```
i = 0;
```

```
LOOP:
```

```
if (i >= n) goto DONE;
```


```
/* body */
```

```
i++;
```

```
goto LOOP;
```


```
DONE:
```

```
for (i = 0; i < n ; i++) {  
    /* body */  
}
```



Control Flows in Assembly (Example)

`if (!x) goto F;`



```
cmp x, 0  
je F
```


Test if x is zero

If x=zero then goto F

Control Flows in Assembly (Example)

`if (!x) goto F;`  `cmp x, 0`
`je F`


Test if $i \geq n$


`if (i >= n) goto F;`  `cmp i, n`
`jge F`

If $i \geq n$ then goto F

Control Flows in Assembly (Example)

Where do we store the result of comparison (cmp)?

`if (!x) goto F;`  `cmp x, 0`
`je F`

`if (i >= n) goto F;`  `cmp i, n`
`jge F`

RFLAGS: Storing the Processor State



- RFLAGS is a status *register* used in x86-64, which is essentially a collection of status flag bits
 - In X86, it is called EFLAGS
- There are approximately 20 different flag bits used in x86-64, but we are mainly interested in 6 condition flags:
 - OF: Overflow flag
 - SF: Sign flag
 - ZF: Zero flag
 - AF: Auxiliary carry flag
 - PF: Parity flag
 - CF: Carry flag

cmp Only Affects RFLAGS



- `cmp` is the same as `sub`, except that it only affects RFLAGS, but not the destination operand. For example, `cmp rax, rbx` will not change the `rax` register

Branch Instructions

Assume that a comparison instruction (cmp) precedes the branch instruction



Branch Instruction	Condition	Description
ja	CF = 0 and ZF = 0	Jump if above
jb	CF = 1	Jump if below
je	ZF = 1	Jump if equal
j1	SF ≠ F	Jump if less
jle	ZF = 1 or SF ≠ F	Jump if less or equal
jna	CF = 1 or ZF = 1	Jump if not above
jnb	CF = 0	Jump if not below
jz	ZF = 1	Jump if zero (same as je)
... (many more)		

Examining the ja Case



```
cmp rax, rbx  
ja label      ; jump to label if rax > rbx
```

- `cmp` is the same as `sub` except that it only updates RFLAGS.
- `CF = 0` implies that `rax - rbx` did not produce any carry.
- `ZF = 0` implies that the result of subtraction is not zero. Hence, `rax ≠ rbx`.
- From both the conditions, we can say that `rax > rbx`.

Summary



- We learned how to move around data
 - mov, lea, push, pop, etc.
- We learned how to perform arithmetic and logical operations
 - add, sub, and, or, etc.
- We also learned how to control program flows
 - cmp, jmp, ja, jz, etc.

Note



- Refer to the cheat sheet below
 - <https://websec-lab.github.io/courses/2026s-cse251/metaterials/x86-64-ref-sheet.pdf>
- This sheet will be provided during the final exam
- Although the textbook covers AT&T syntax, this class uses Intel syntax.

Question?